Difference between revisions of "User workshop 2015"

From gem5
Jump to: navigation, search
(Tentative program)
Line 30: Line 30:
 
presentations please email workshop2015 <at> gem5.org (also by March 31st).
 
presentations please email workshop2015 <at> gem5.org (also by March 31st).
  
===Tentative program===
+
===Tentative Program===
  
* Introduction [15 minutes]
+
{| class="wikitable" width="75%" style="margin: 1em auto 1em auto"
* Overview of key changes and additions [30 minutes]
+
 
* Solicited presentations (~2 in-depth presentations) [1 hour]
+
! width="250"|Topic !! width="50"|Time !! width="100"|Presenter !! width="30"|Affiliation
* User Perspectives (~12 short presentations)  [3 hours]
+
|-
* Break-out sessions on progressing identified pain points [1.5 hours]
+
| Introduction || style="text-align:right"|9:00 AM || TBD || TBD
* Wrap-up and next steps [45 minutes]
+
|-
 +
| colspan="4" align="center" style="background:lightgreen" | Recent Contributions
 +
|-
 +
| Overview of Changes || style="text-align:right"|9:15 AM || TBD || TBD
 +
|-
 +
| Classic Memory System Re-visited || style="text-align:right"|9:30 AM || Andreas Hannson || ARM
 +
|-
 +
| colspan="4" align="center" style="background:lightgreen" | User Perspectives
 +
|-
 +
| AMD's gem5 APU Simulator || style="text-align:right"|10:00 AM || Brad Beckmann || AMD
 +
|-
 +
| NoMali: Understanding the Impact of Software Rendering Using Stub GPU || style="text-align:right"|10:15 AM || Andreas Sandberg || ARM
 +
|-
 +
| Cycle-Accurate STT-MRAM model in gem5 || style="text-align:right"|10:30 AM || Cong Ma || University of Minnesota
 +
|-
 +
| An Accurate and Detailed Prefetching Simulation Framework for gem5 || style="text-align:right"|10:45 AM || Martí Torrents Lapuerta || Polytechnic University of Catalonia
 +
|- style="background:lightgray"
 +
| Break || style="text-align:right"|11:00 AM ||  ||
 +
|-
 +
| Supporting Native PThreads in SE Mode || style="text-align:right"|11:30 AM || Brandon Potter || AMD
 +
|-
 +
| Dynamically Linked Executables in SE Mode || style="text-align:right"|11:45 AM || Brandon Potter || AMD
 +
|-
 +
| Coupling gem5 with SystemC TLM 2.0 Virtual Platforms || style="text-align:right"|12:00 PM || Matthias Jung || University of Kaiserslautern
 +
|-
 +
| SST/gem5 Integration || style="text-align:right"|12:15 PM || Simon D. Hammond || Sandia
 +
|- style="background:lightgray"
 +
| Lunch || style="text-align:right"|12:30 PM ||  ||
 +
|-
 +
| Full-System Simulation at Near Native Speed || style="text-align:right"|1:30 PM || Trevor Carlson || Uppsala University
 +
|-
 +
| Enabling x86 KVM-Based CPU Model in Syscall Emulation Mode || style="text-align:right"|1:45 PM || Alexandru Dutu || AMD
 +
|-
 +
| Parallel gem5 Simulation of Many-Core Systems with Software-Progammable Memories || style="text-align:right"|2:00 PM || Bryan Donyanavard || UC Irvine
 +
|-
 +
| Infrastructure for AVF Modeling || style="text-align:right"|2:15 PM || Mark Wilkenberg || AMD
 +
|-
 +
| gem5-Aladdin Integration for Heterogeneous SoC Modeling || style="text-align:right"|2:30 PM || Y. Sophia Shao || Harvard University
 +
|-
 +
| Experiences Implementing Tinuso in gem5 || style="text-align:right"|2:45 PM || Maxwell Walter || Technical University of Denmark
 +
|-
 +
| Experiences with gem5 || style="text-align:right"|3:00 PM || Miquel Moretó Planas || BSC/UPC
 +
|-
 +
| Little Shop of gem5 Horrors || style="text-align:right"|3:15pm || Jason Power || University of Wisconsin
 +
|- style="background:lightgray"
 +
| Break || style="text-align:right"|3:30 PM ||  ||
 +
|-
 +
| colspan="4" align="center" style="background:lightgreen" | Breakout Sessions
 +
|-
 +
| Breakout Sessions || style="text-align:right"|4:00 PM || Breakout Groups ||
 +
|-
 +
| Wrap-Up || style="text-align:right"|5:00 PM || Everyone ||
 +
|-
 +
| colspan="4" align="center" |
 +
|-
 +
| Conclusions || style="text-align:right"|5:30 PM || TBD || TBD
 +
 
 +
|}
  
 
===Location===
 
===Location===

Revision as of 16:02, 24 April 2015

Second gem5 User Workshop
June 2015; Portland, OR

Following up from a successful 2012 workshop, it is time for the 2015 edition of the gem5 user workshop. The primary objective of this workshop is to bring together groups across the community who are actively using gem5. Discussion topics will include the activity of the gem5 community, how we can best leverage each others contributions, and how we continue to make gem5 a successful, community-supported simulation framework. Those who will get the most out of the workshop are current users of gem5, although anyone is welcome to attend.

The key part of the workshop is a set of presentations from the community about how individuals or groups are using the simulator, any features you have added that might be useful to others, and any major pain points, and what can be done to make gem5 better and more broadly adopted. The hope is that this will provide a forum for people with similar uses or needs to connect with each other. If you would like to give a short presentation (~15 minutes) please send a short (few paragraphs) abstract to workshop2015 <at> gem5.org by March 31st, 2015.

Additionally, we plan to dedicate one hour of the workshop for gem5 developers to address particular issues or questions in depth. If you would like to suggest a topic for one of these in-depth presentations please email workshop2015 <at> gem5.org (also by March 31st).

Tentative Program

Topic Time Presenter Affiliation
Introduction 9:00 AM TBD TBD
Recent Contributions
Overview of Changes 9:15 AM TBD TBD
Classic Memory System Re-visited 9:30 AM Andreas Hannson ARM
User Perspectives
AMD's gem5 APU Simulator 10:00 AM Brad Beckmann AMD
NoMali: Understanding the Impact of Software Rendering Using Stub GPU 10:15 AM Andreas Sandberg ARM
Cycle-Accurate STT-MRAM model in gem5 10:30 AM Cong Ma University of Minnesota
An Accurate and Detailed Prefetching Simulation Framework for gem5 10:45 AM Martí Torrents Lapuerta Polytechnic University of Catalonia
Break 11:00 AM
Supporting Native PThreads in SE Mode 11:30 AM Brandon Potter AMD
Dynamically Linked Executables in SE Mode 11:45 AM Brandon Potter AMD
Coupling gem5 with SystemC TLM 2.0 Virtual Platforms 12:00 PM Matthias Jung University of Kaiserslautern
SST/gem5 Integration 12:15 PM Simon D. Hammond Sandia
Lunch 12:30 PM
Full-System Simulation at Near Native Speed 1:30 PM Trevor Carlson Uppsala University
Enabling x86 KVM-Based CPU Model in Syscall Emulation Mode 1:45 PM Alexandru Dutu AMD
Parallel gem5 Simulation of Many-Core Systems with Software-Progammable Memories 2:00 PM Bryan Donyanavard UC Irvine
Infrastructure for AVF Modeling 2:15 PM Mark Wilkenberg AMD
gem5-Aladdin Integration for Heterogeneous SoC Modeling 2:30 PM Y. Sophia Shao Harvard University
Experiences Implementing Tinuso in gem5 2:45 PM Maxwell Walter Technical University of Denmark
Experiences with gem5 3:00 PM Miquel Moretó Planas BSC/UPC
Little Shop of gem5 Horrors 3:15pm Jason Power University of Wisconsin
Break 3:30 PM
Breakout Sessions
Breakout Sessions 4:00 PM Breakout Groups
Wrap-Up 5:00 PM Everyone
Conclusions 5:30 PM TBD TBD

Location

The workshop is co-located with ISCA-42 in Portland, OR.

Date

Sunday, June 14th Time TBD