Difference between revisions of "Google Summer of Code"
From gem5
m (Idea page moved to Google Summer of Code) |
|||
| Line 1: | Line 1: | ||
| + | === Introduction === | ||
| + | |||
| + | === Project Ideas === | ||
All the ideas listed here will require some familiarity with Python and a good grasp of advanced C++ concepts. | All the ideas listed here will require some familiarity with Python and a good grasp of advanced C++ concepts. | ||
| Line 17: | Line 20: | ||
# Flash memory device model (seems popular nowadays) | # Flash memory device model (seems popular nowadays) | ||
#* This could be a hard drive based model like we're seeing in laptops now or a memory device model like several research papers have suggested as storage in between DRAM and disk. | #* This could be a hard drive based model like we're seeing in laptops now or a memory device model like several research papers have suggested as storage in between DRAM and disk. | ||
| + | |||
| + | === Finding Help & Getting Things Done === | ||
| + | |||
| + | === Mentors === | ||
Revision as of 21:16, 11 March 2008
Introduction
Project Ideas
All the ideas listed here will require some familiarity with Python and a good grasp of advanced C++ concepts.
- Build a direct execution CPU model based on the Linux Kernel Virtual Machine
- Parallelize M5
- Use the Wisconsin Wind Tunnel as a guide
- This actually isn't as bad as it sounds as all objects schedule their own events and there are limited ways they can interact with other objects in the system.
- Memory network models
- (e.g. Crossbar or Mesh)
- Directory Protocol
- Real In-order core model
- There is code to start with but nothing that is fully fleshed out.
- Write a PLI interface to connect Verilog CPUs to the memory system.
- Sampling/fast-forwarding techniques
- This would have the most impact if it was coupled with (1)
- Using SMARTS work would be a good guide
- Flash memory device model (seems popular nowadays)
- This could be a hard drive based model like we're seeing in laptops now or a memory device model like several research papers have suggested as storage in between DRAM and disk.
