Difference between revisions of "Status Matrix"
From gem5
(→Alpha) |
|||
Line 1: | Line 1: | ||
=== Alpha === | === Alpha === | ||
+ | |||
+ | http://m5sim.org/wiki/index.php/Alpha_Status_Matrix | ||
=== x86 === | === x86 === |
Revision as of 17:02, 28 February 2011
Alpha
http://m5sim.org/wiki/index.php/Alpha_Status_Matrix
x86
ARM
SPARC
PowerPC
MIPS
Processor | Memory System | |||||||
---|---|---|---|---|---|---|---|---|
Cpu Model | System | Processor Count | Classic | Ruby | ||||
MI_example | MOESI_hammer | MESI_CMP_directory | MOESI_CMP_directory | MOESI_CMP_token | ||||
Atomic | SE | uniprocessor | ||||||
mulitprocessor | ||||||||
FS | uniprocessor | |||||||
mulitprocessor | ||||||||
TimingSimple | SE | uniprocessor | ||||||
mulitprocessor | ||||||||
FS | uniprocessor | |||||||
mulitprocessor | ||||||||
In-Order | SE | uniprocessor | ||||||
mulitprocessor | ||||||||
FS | uniprocessor | |||||||
mulitprocessor | ||||||||
o3 | SE | uniprocessor | ||||||
mulitprocessor | ||||||||
FS | uniprocessor | |||||||
mulitprocessor |