Difference between revisions of "Projects"
From gem5
| (One intermediate revision by one other user not shown) | |||
| Line 7: | Line 7: | ||
=== Features === | === Features === | ||
* Single-Instruction, Multiple-Threads (SIMT) cores | * Single-Instruction, Multiple-Threads (SIMT) cores | ||
| − | * Directory-based Coherence Cache: MESI/MSI. (Not based on | + | * Directory-based Coherence Cache: MESI/MSI. (Not based on gems/ruby) |
| − | * Interconnect: Fully connected and 2D Mesh. (Not based on | + | * Interconnect: Fully connected and 2D Mesh. (Not based on gems/ruby) |
* Threading API/library in system emulation mode (No support for full-system simulation. A benchmark suite using the thread API is provided) | * Threading API/library in system emulation mode (No support for full-system simulation. A benchmark suite using the thread API is provided) | ||
| + | |||
=== Resources === | === Resources === | ||
* Home Page: [https://sites.google.com/site/mv5sim/home] | * Home Page: [https://sites.google.com/site/mv5sim/home] | ||
* Tutorial at ISPASS '11: [https://sites.google.com/site/mv5sim/tutorial] | * Tutorial at ISPASS '11: [https://sites.google.com/site/mv5sim/tutorial] | ||
* Google group: [http://groups.google.com/group/mv5sim] | * Google group: [http://groups.google.com/group/mv5sim] | ||
| + | |||
| + | = gem5-gpu = | ||
| + | * Merges 2 popular simulators: gem5 and gpgpu-sim | ||
| + | * Simulates CPUs, GPUs, and the interactions between them | ||
| + | * Models a flexible memory system with support for heterogeneous processors and coherence | ||
| + | * Supports full-system simulation through GPU driver emulation | ||
| + | |||
| + | === Resources === | ||
| + | * Home Page: [https://gem5-gpu.cs.wisc.edu] | ||
| + | * Overview slides: [http://gem5.org/wiki/images/7/7d/2012_12_gem5_gpu.pdf] | ||
| + | * Mailing list: [http://groups.google.com/group/gem5-gpu-dev] | ||
Latest revision as of 10:15, 13 March 2013
Below is a list of projects that are based on gem5, are extensions of gem5, or use gem5.
MV5
- MV5 is a reconfigurable simulator for heterogeneous multicore architectures. It is based on M5v2.0 beta 4.
- Typical usage: simulating data-parallel applications on SIMT cores that operate over directory-based cache hierarchies. You can also add out-of-order cores to have a heterogeneous system, and all different types of cores can operate under the same address space through the same cache hierarchy.
- Research projects based on MV5 have been published in ISCA'10, ICCD'09, and IPDPS'10.
Features
- Single-Instruction, Multiple-Threads (SIMT) cores
- Directory-based Coherence Cache: MESI/MSI. (Not based on gems/ruby)
- Interconnect: Fully connected and 2D Mesh. (Not based on gems/ruby)
- Threading API/library in system emulation mode (No support for full-system simulation. A benchmark suite using the thread API is provided)
Resources
gem5-gpu
- Merges 2 popular simulators: gem5 and gpgpu-sim
- Simulates CPUs, GPUs, and the interactions between them
- Models a flexible memory system with support for heterogeneous processors and coherence
- Supports full-system simulation through GPU driver emulation
