Difference between revisions of "User workshop 2012"

From gem5
Jump to: navigation, search
Line 40: Line 40:
 
| Eclipse Integration || style="text-align:right"|9:50 AM || Deyuan Guo and Hu He || Tsinghua Univ.
 
| Eclipse Integration || style="text-align:right"|9:50 AM || Deyuan Guo and Hu He || Tsinghua Univ.
 
|-
 
|-
| Cross-Cutting Infrastructure for Evaluating Managed Architectures and Future Languages || style="text-align:right"|10:05 AM || Paul Gratz || Texas A&M Univ.
+
| Break || style="text-align:right"|10:05 AM || ||  
 
|-
 
|-
| Break || style="text-align:right"|10:20 AM || ||  
+
| Full-System Workloads and Asymmetric Multi-Core Simulation || style="text-align:right"|10:30 AM || Anthony Gutierrez || Univ. of Michigan
 
|-
 
|-
| Full-System Workloads and Asymmetric Multi-Core Simulation || style="text-align:right"|10:35 AM || Anthony Gutierrez || Univ. of Michigan
+
| ARM SoC exploration || style="text-align:right"|10:45 AM || Alexandre Romana and Abhilash Nair || Texas Instruments
 
|-
 
|-
| ARM SoC exploration || style="text-align:right"|10:50 AM || Alexandre Romana and Abhilash Nair || Texas Instruments
+
| SystemC integration || style="text-align:right"|11:00 AM || Alexandre Romana and Abhilash Nair || Texas Instruments
 
|-
 
|-
| SystemC integration || style="text-align:right"|11:05 AM || Alexandre Romana and Abhilash Nair || Texas Instruments
+
| Composite Cores || style="text-align:right"|11:15 AM || Shruti Padmanabha and Andrew Lukefahr || Univ. of Michigan
 
|-
 
|-
| Composite Cores || style="text-align:right"|11:20 AM || Shruti Padmanabha and Andrew Lukefahr || Univ. of Michigan
+
| Customized InOrder CPU Modeling || style="text-align:right"|11:30 AM || Korey Sewell || Univ. of Michigan (now at Qualcomm)
 
|-
 
|-
| Customized InOrder CPU Modeling || style="text-align:right"|11:35 AM || Korey Sewell || Univ. of Michigan (now at Qualcomm)
+
| Cross-Cutting Infrastructure for Evaluating Managed Architectures and Future Languages || style="text-align:right"|11:45 AM || Paul Gratz || Texas A&M Univ.
 
|-
 
|-
 
| Lunch || style="text-align:right"|12:00 PM ||  ||  
 
| Lunch || style="text-align:right"|12:00 PM ||  ||  
 
|-
 
|-
| Simplifying SLICC via Atomic Messages || style="text-align:right"|1:30 PM || Brad Beckmann || AMD
+
| Simplifying SLICC via Atomic Messages || style="text-align:right"|1:00 PM || Brad Beckmann || AMD
 
|-
 
|-
| Accelerating Simulation with Virtual Machines || style="text-align:right"|1:45 PM || Ali Saidi || ARM
+
| Accelerating Simulation with Virtual Machines || style="text-align:right"|1:15 PM || Ali Saidi || ARM
 
|-
 
|-
| gem5-fusion: A Simulator for Heterogeneous Processors || style="text-align:right"|2:00 PM || Jason Power and Marc Orr || Univ. of Wisconsin-Madison
+
| gem5-fusion: A Simulator for Heterogeneous Processors || style="text-align:right"|1:30 PM || Jason Power and Marc Orr || Univ. of Wisconsin-Madison
 
|-
 
|-
| Breakout Sessions || style="text-align:right"|2:15 PM ||  ||  
+
| Breakout Sessions || style="text-align:right"|1:45 PM ||  ||
 +
|-
 +
| Break || style="text-align:right"|3:00 PM ||  ||  
 
|-
 
|-
 
| Wrap-Up/Actions from Breakout Sessions || style="text-align:right"|3:30 PM || Everyone ||  
 
| Wrap-Up/Actions from Breakout Sessions || style="text-align:right"|3:30 PM || Everyone ||  
Line 72: Line 74:
 
===Location===
 
===Location===
 
The workshop is co-located with [http://www.microsymposia.org/micro45/ MICRO-45] in Vancouver, BC.
 
The workshop is co-located with [http://www.microsymposia.org/micro45/ MICRO-45] in Vancouver, BC.
 
===Call for Presentations===
 
As part of the workshop we plan to have a set of presentations from the community about how individuals or groups are using the simulator, any features you've added that might be useful to others, any major pain points,  and what can be done to make gem5 better. The hope is that this will provide a forum for people with similar uses or needs to connect with each other. If you would like to give a short presentation (~15 minutes) please send a short (few paragraphs) abstract to workshop2012@gem5.org by October 15th, 2012.
 
 
Additionally, we plan to dedicate one hour of the workshop for senior gem5 developers to address particular issues or questions in depth. If you would like to suggest a topic for one of these presentations please email workshop2012@gem5.org.
 
  
 
===Date===
 
===Date===
 
Sunday December 2nd from 8:30 - 16:30.
 
Sunday December 2nd from 8:30 - 16:30.
 
===Early Registration===
 
The early registration deadline is October 31st. Please register before then.
 
 
  
 
__NOTOC__
 
__NOTOC__

Revision as of 16:39, 26 November 2012

First Annual gem5 User Workshop
December 2012; Vancouver, BC


The primary objective of this workshop is to bring together groups across the community who are actively using gem5, discuss what is going on in the gem5 community, how we can best leverage each others contributions, and how we continue to make gem5 a successful community-supported simulation framework. Those who will get the most out of the conference are current users of gem5, although anyone is welcome to attend.

Program

Topic Time Presenter Affiliation
Introduction 8:30 AM Ali Saidi ARM
Recent Contributions
Memory System Enhancements 8:45 AM Andreas Hannson ARM
Visualizing stats via Streamline 9:05 AM Dam Sunwoo ARM
User Perspectives
HAsim: FPGA-Based Micro-Architecture Simulator 9:20 AM Michael Adler Intel
VLIW DSPs/MIPS FS mode 9:35 AM Deyuan Guo and Hu He Tsinghua Univ.
Eclipse Integration 9:50 AM Deyuan Guo and Hu He Tsinghua Univ.
Break 10:05 AM
Full-System Workloads and Asymmetric Multi-Core Simulation 10:30 AM Anthony Gutierrez Univ. of Michigan
ARM SoC exploration 10:45 AM Alexandre Romana and Abhilash Nair Texas Instruments
SystemC integration 11:00 AM Alexandre Romana and Abhilash Nair Texas Instruments
Composite Cores 11:15 AM Shruti Padmanabha and Andrew Lukefahr Univ. of Michigan
Customized InOrder CPU Modeling 11:30 AM Korey Sewell Univ. of Michigan (now at Qualcomm)
Cross-Cutting Infrastructure for Evaluating Managed Architectures and Future Languages 11:45 AM Paul Gratz Texas A&M Univ.
Lunch 12:00 PM
Simplifying SLICC via Atomic Messages 1:00 PM Brad Beckmann AMD
Accelerating Simulation with Virtual Machines 1:15 PM Ali Saidi ARM
gem5-fusion: A Simulator for Heterogeneous Processors 1:30 PM Jason Power and Marc Orr Univ. of Wisconsin-Madison
Breakout Sessions 1:45 PM
Break 3:00 PM
Wrap-Up/Actions from Breakout Sessions 3:30 PM Everyone
Conclusions 4:00 PM Steve Reinhardt AMD

Location

The workshop is co-located with MICRO-45 in Vancouver, BC.

Date

Sunday December 2nd from 8:30 - 16:30.