Difference between revisions of "X86 microop ISA"
From gem5
(→Add) |
|||
| Line 4: | Line 4: | ||
==== Add ==== | ==== Add ==== | ||
| + | ====== add: Dest = Src1 + Src2 ====== | ||
| + | Adds the contents of the Src1 and Src2 registers and puts the result in the Dest register. | ||
| + | |||
| + | ====== addi: Dest = Src1 + Imm ====== | ||
| + | Adds the contents of the Src1 register and the immediate Imm and puts the result in the Dest register. | ||
| + | |||
| + | ===== Flags ===== | ||
| + | This microop optionally sets the CF, ECF, ZF, EZF, PF, AF, SF, and OF flags. | ||
| + | |||
| + | <table> | ||
| + | <tr> | ||
| + | <td> <b>CF and ECF</b> </td><td>The carry out of the most significant bit.</td> | ||
| + | </tr> | ||
| + | <tr> | ||
| + | <td> <b>ZF and EZF</b> </td><td>Whether the result was zero.</td> | ||
| + | </tr> | ||
| + | <tr> | ||
| + | <td> <b>PF</b> </td><td> The parity of the result. </td> | ||
| + | </tr> | ||
| + | <tr> | ||
| + | <td> <b>AF</b> </td><td> The carry from the 4th to 5th bit positions. </td> | ||
| + | </tr> | ||
| + | <tr> | ||
| + | <td> <b>SF</b> </td><td> The sign of the result. </td> | ||
| + | </tr> | ||
| + | <tr> | ||
| + | <td> <b>OF</b> </td><td> Whether there was an overflow. </td> | ||
| + | </tr> | ||
| + | </table> | ||
==== Adc ==== | ==== Adc ==== | ||
Revision as of 15:53, 27 September 2007
Contents
Register Ops
Addition and subtraction
Add
add: Dest = Src1 + Src2
Adds the contents of the Src1 and Src2 registers and puts the result in the Dest register.
addi: Dest = Src1 + Imm
Adds the contents of the Src1 register and the immediate Imm and puts the result in the Dest register.
Flags
This microop optionally sets the CF, ECF, ZF, EZF, PF, AF, SF, and OF flags.
| CF and ECF | The carry out of the most significant bit. |
| ZF and EZF | Whether the result was zero. |
| PF | The parity of the result. |
| AF | The carry from the 4th to 5th bit positions. |
| SF | The sign of the result. |
| OF | Whether there was an overflow. |
