Difference between revisions of "Status Matrix"
From gem5
(→SPARC) |
(→PowerPC) |
||
Line 16: | Line 16: | ||
=== PowerPC === | === PowerPC === | ||
+ | |||
+ | http://m5sim.org/wiki/index.php/PowerPC_Status_Matrix | ||
=== MIPS === | === MIPS === |
Revision as of 17:03, 28 February 2011
Alpha
http://m5sim.org/wiki/index.php/Alpha_Status_Matrix
x86
http://m5sim.org/wiki/index.php/x86_Status_Matrix
ARM
http://m5sim.org/wiki/index.php/ARM_Status_Matrix
SPARC
http://m5sim.org/wiki/index.php/SPARC_Status_Matrix
PowerPC
http://m5sim.org/wiki/index.php/PowerPC_Status_Matrix
MIPS
Processor | Memory System | |||||||
---|---|---|---|---|---|---|---|---|
Cpu Model | System | Processor Count | Classic | Ruby | ||||
MI_example | MOESI_hammer | MESI_CMP_directory | MOESI_CMP_directory | MOESI_CMP_token | ||||
Atomic | SE | uniprocessor | ||||||
mulitprocessor | ||||||||
FS | uniprocessor | |||||||
mulitprocessor | ||||||||
TimingSimple | SE | uniprocessor | ||||||
mulitprocessor | ||||||||
FS | uniprocessor | |||||||
mulitprocessor | ||||||||
In-Order | SE | uniprocessor | ||||||
mulitprocessor | ||||||||
FS | uniprocessor | |||||||
mulitprocessor | ||||||||
o3 | SE | uniprocessor | ||||||
mulitprocessor | ||||||||
FS | uniprocessor | |||||||
mulitprocessor |