TraceCPU

Headline text

Introduction

The goal of this project is to achieve performance estimation in a fast and accurate way by capturing and replaying dependency and timing annotated traces instead of using a detailed but slow CPU model. The focus is on data memory accesses which are presumably the bulk traffic to conduct performance estimation studies of different interconnect and memories.